A threshold circuit is a combinatorial circuit consisting of logic gates computing linear threshold functions. A threshold circuit is one of the most well-studied computational models in circuit complexity theory, and is commonly viewed as an abstract model of a neural network in the brain. In this paper, we investigate threshold circuits from the viewpoint of a biologically-inspired complexity measure, called energy complexity. Following basic definitions and examples of threshold circuits, we observe three lower bound results for threshold circuits of bounded energy.
Introduction
Computation is performed by a combination of simple well-defined operations, each of which takes unit time to carry out. Computational model specifies what operations are allowable. Consider, for example, the following two fundamental computational models: the Turing machine and the logic circuit. Computation of a Turing machine is of several operations such as reading a bit from the input tape, moving a head on work tape to right, changing the current state, etc., while the counterpart of a logic circuit is of gates computing basic logic operations such as AND, OR, and NOT (i.e., AND gates, OR gates, and NOT gates). We know that computational model affects its computational power, as in the following extreme example: there is a problem, so-called UNARY HALTING, that cannot be computed by any Turing machine, but can be computed by a logic circuit (see, for example, [3] ). Thus, different computational models provide slightly different worlds of computation, which can be critical for a specific computational task.
In this paper, we focus on a particular computational model, called a threshold circuit, where computation of a threshold circuit is of logic gates computing linear threshold functions, called threshold gates. A threshold circuit receives significant attention in computer science; there are mainly two reasons.
One reason is that a threshold circuit is a theoretical model of a neural network in the brain [17, 19, 23] . While there are many theoretical models of a neuron [22] , a threshold gate is considered to capture a basic input-output property of a biological neuron. Besides, it is known that neurons communicate with each other by emitting an electrical signal (i.e., ''firing'' or ''non-firing''). This is similar to logic gates outputting a Boolean value (i.e., ''one'' or ''zero''). Thus, by studying a threshold circuit, we hopefully make a step towards understanding characteristic of computation realized by a neural network.
The other reason is that a threshold circuit is on the cutting edge of our understanding for limits of computation. Historically, logic circuits have been considered to open new avenues for resolving P vs. NP problem, since we can conclude P ( NP if we could obtain a superpolynomial lower bound on the size of logic circuits of AND, OR, and NOT gates for a problem in NP. Towards the ultimate goal, the research started off from a restricted model of logic circuits.
Let us observe how the research proceeded along some major results for restricted complexity classes; we focus on AC 0 , AC 0 ½p, and ACC 0 . The class AC 0 is a set of Boolean functions computable by constant-depth and polynomialsize logic circuits of AND, OR, and NOT gates. Furst et al., Ajtai, and Haståd independently proved that PARITY is not contained in AC 0 [2, 8, 16] . The class AC 0 ½p is a more general class than AC 0 : the basic operations include MOD [p] for some prime p, where a MOD[p] gate outputs zero if and only if the sum of the inputs bits is zero modulo p; and AC 0 ½p is defined to be a set of Boolean functions computable by constant-depth and polynomial-size logic circuits of AND, OR, NOT, and MOD [p] gates. Clearly, AC 0 AC 0 ½p holds. Razborov and Smolensky proved that MOD [q] is not contained in AC 0 ½p if p and q are coprime [21, 25] . Recently, Williams considered more general class ACC 0 such that the basic operations include MOD [m] for any fixed positive integer m, and proved that there exists a Boolean function in NEXP (i.e., the exponential analogue of NP) that is not contained in ACC 0 [32] . Thus, through the last three decades, we have arrived at a superpolynomial lower bound for ACC 0 . The candidate class which researchers 2010 Mathematics Subject Classification: Primary 62F12, Secondary 62F05.
consider to be the next target is given by threshold circuits: The class TC 0 is a set of Boolean functions computable by constant-depth and polynomial-size threshold circuits. It is known that ACC 0 TC 0 , and TC 0 seems to be the smallest natural circuit class containing ACC 0 . Currently, no superpolynomial lower bound is known for TC 0 even in NEXP, although superpolynomial lower bounds have been obtained for threshold circuits of depth two or three under some restriction [7, 9, 10, 20] . Thus, a superpolynomial lower bound for TC 0 would be a surprising breakthrough following Williams' result.
The motivation of the research presented in this paper stems from both reasons given above. We consider the following interesting fact about the energy consumption of firing of a neuron: firing consumes substantially more energy than non-firing, and the energy cost of a firing is relatively high. Since energy supplied to the brain is limited, the fact leads the fraction of neurons firing concurrently to be possibly fewer than 1% [4, 15] . Consequently, this asymmetricity of energy consumption can influence the way of information processing of a neural network, and the brain has countered this metabolic constraint by adopting energy-efficient circuit [6, 14, 18, 30] . Uchizawa et al. focused on this fact from the view point of theoretical computer science, and introduce a new complexity measure called the energy complexity of threshold circuits [27] . More formally, we define energy of a threshold circuit C as the maximum number of gates outputting ''ones,'' where the maximum is taken over all input assignments to C. We investigate the computational power of a threshold circuit of small energy in the context of computational complexity theory. We note that the mechanism of energy consumption of an electrical circuit is quiet different from a neural network: an electrical gate consumes almost the same amount of energy in either case of outputting ''one'' and outputting ''zero'' [1, 12] . Thus, if a neural network realizes its computation under severe energy constraint for firing, this new complexity measure helps us highlight a difference between the computation of normal logic circuits and that of neural networks, and explore how a neural network processes information. Moreover, the energy complexity provides a new perspective to research on threshold circuits, which would help us push our understanding of the computation.
In this paper, we select three lower bound results for threshold circuits with regard to the energy complexity, each of which is derived by a different proof technique. The lower bounds are presented in a line of papers [26, 28, 29] , but we simplify the original statements so that the proofs highlight ideas and are self-contained. We mainly consider two Boolean functions, PARITY and INNER-PRODUCT. We first give two lower bounds for PARITY. We show that, while it is known that PARITY can be computed by a logarithmic-size threshold circuit if there is no restriction on the energy, (i) any threshold circuit computing PARITY needs exponential size if its energy is restricted to one; and (ii) any threshold circuit computing PARITY needs sublinear size if its energy is restricted to some constant. We then consider INNER-PRODUCT, and show that, while it is known that INNER-PRODUCT can be computed by a linear-size and depth-3 threshold circuit if there is no restriction on the energy, (iii) a constant-depth and polynomial-weight threshold circuit computing INNER-PRODUCT needs exponential size if its energy is restricted to sublinear. These lower bounds imply that restriction on the energy strongly influences the computation realized by threshold circuits.
The rest of the paper is organized as follows. In Sections 2, we start from the basic beginning: we give definitions of a threshold gate and a threshold circuit, and then give several simple examples. In Section 3, we consider the two target functions, PARITY and INNER-PRODUCT, and show several threshold circuits computing them. In Section 4, we present the two lower bounds on the size of a threshold circuits computing PARITY. In Section 5, we present the lower bound for INNER-PRODUCT. In Section 6, we conclude with some open problems.
Preliminaries
In this section, we present basic definitions and some terms on a threshold gate and a threshold circuit. In Sections 2.1 and 2.2, we consider a threshold gate and a threshold circuit, respectively. In Section 2.3, we prove a theorem presented in Section 2.1.
Threshold gate
We consider a threshold gate with an arbitrary number n of inputs. A threshold gate g is identified by integer weights w 1 ; w 2 ; . . . ; w n and an integer threshold t; we define the output gðxÞ of g as follows: For every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n ,
where, for any number , signðÞ is defined to be one if ! 0, and zero otherwise. One may think that the weights and threshold in the definition can be easily extended to arbitrary real numbers (e.g., 1/3, ffiffi ffi 2 p , , etc.), and a threshold gate with real number weights has more computational power than one with integer weights; that is, there exists a Boolean function that can be computed by a threshold gate with real number weights but cannot by one with integer weights. However, we can safely restrict our attention to only integer weights as in the following theorem whose proof is given in Section 2.3. 28 UCHIZAWA Theorem 2.1. Any Boolean function computed by a threshold gate with real number weights can also be computed by one with integer weights.
Thus, throughout the paper, we consider only threshold gates with integer weights. For any number w, let jwj be the absolute value of w. We then denote by WðgÞ the sum of the absolute values of the weights of g: WðgÞ ¼ P n i¼1 jw i j. We below present several examples of threshold gates. The following three examples show that a threshold gate computes any of the three basic Boolean operations, AND, OR, and NOT.
Example 1 We give a threshold gate g computing AND. For every index i, 1 i n, we set the weight w i ¼ 1, and t ¼ n (see Fig. 1 ). Then, for every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n ,
We give a threshold gate g computing OR. For every index i, 1 i n, we set the weight w i ¼ 1, and t ¼ 1 (see Fig. 2 ). Then, for every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n ,
0 otherwise:
We give a threshold gate g computing NOT. We set the weight w 1 ¼ À1, and t ¼ 0 (see Fig. 3 ). Then, for every x 1 2 f0; 1g, Example 4 We give a threshold gate g computing MAJORITY. For every index i, 1 i n, we set the weight w i ¼ 1, and t ¼ dn=2e (see Fig. 4 ). Then, for every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n ,
Ã It is worth noting that MAJORITY is not contained in AC 0 , which implies that AC 0 ( TC 0 [21] . Note that the threshold gates given in Examples 1-4 have weights À1, 0, or 1, and hence WðgÞ ¼ OðnÞ. It is known that exponential weights give more computational power to a threshold gate. Let COMPARISON be a Boolean n be inputs to a threshold gate g. For every i, 1 i n, we set the weight 2 iÀ1 for x i , the weight À2 iÀ1 for y i , and set t ¼ 0 (see Fig. 5 ). Then, for every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ; y ¼ ðy 1 ; y 2 ; . . . ; y n Þ 2 f0; 1g n , we have
Ã Lastly, we show that the following simple theorem captures the limitation of the computational power of a threshold gate. We define PARITY of n variables as follows: For every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n , PAR n ðxÞ ¼ 1 if and only if P n i¼1 x i is odd. Theorem 2.2. For any integer n ! 2, PAR n cannot be computed by a threshold gate.
Proof. We first consider the case of two variables. Suppose for the sake of contradiction that there exists a threshold gate g computing PARITY of two variables x 1 and x 2 . Let w 1 and w 2 be weights of g for x 1 and x 2 , respectively; and let t be the threshold. Since PAR n ðxÞ ¼ 1 for x ¼ ðx 1 ; x 2 Þ ¼ ð1; 0Þ or x ¼ ðx 1 ; x 2 Þ ¼ ð0; 1Þ, we have
ð2:2Þ
On the other hand, since PAR n ðxÞ ¼ 0 for x ¼ ðx 1 ; x 2 Þ ¼ ð0; 0Þ or x ¼ ðx 1 ; x 2 Þ ¼ ð1; 1Þ, we have À t < 0 and w 1 þ w 2 À t < 0: ð2:3Þ
The inequalities of (2.2) imply that w 1 þ w 2 À 2t 0, while the inequalities of (2.3) imply that w 1 þ w 2 À 2t < 0; this is a contradiction. Consider then the case of n (! 3) variables. Suppose for the sake of contradiction that there exists a threshold gate computing PAR n . In this case, we can obtain a threshold gate computing PARITY of two variables by putting zeros into the variables x 3 ; x 4 ; . . . ; x n , which contradicts the argument for two variables. Thus we have completed the proof. Ã
Threshold circuit
A threshold circuit C is a combinatorial circuit consisting of threshold gates, and is expressed by a directed acyclic graph. Let n be the number of inputs to C, and then C has n input nodes of in-degree 0, each of which corresponds to one of the n input variables x 1 ; x 2 ; . . . ; x n ; and the other nodes correspond to threshold gates. We define size s of a threshold circuit C as the number of threshold gates in C.
Let C be a threshold circuit of size s, let g 1 ; g 2 ; . . . ; g s be the gates in C, and let x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n be an input to C. Then the input z i to a gate g i , 1 i s, either consists of the inputs x 1 ; x 2 ; . . . ; x n to C and the outputs of the gates other than g i (or part of them). Let g s be one of the gates of out-degree 0, and we regard the output g s ðxÞ of g s as the output CðxÞ of C. Thus, CðxÞ ¼ g s ðxÞ for every input x 2 f0; 1g n . The gate g s is called the top gate of C. We say that a threshold circuit C computes a Boolean function f : f0; 1g n ! f0; 1g if CðxÞ ¼ f ðxÞ for every input x 2 f0; 1g n . We say that a gate g i , 1 i s, is in the l-th layer of a circuit C if there are l gates (including g i ) on the longest path from an input node to g i in the underlying graph of C. The depth d of C is the number of gates on the longest path to the output gate g. We define the energy complexity e of C as
Clearly 0 e s holds.
For a circuit C, we define WðCÞ as the maximum value of WðgÞ, where the maximum is taken over all the gates g in C: WðCÞ ¼ max 1 j s Wðg j Þ. We say that C is of polynomial-weight if WðCÞ is bounded by a polynomial in the number n of input variables. Throughout the paper, we denote by n the number of input variables to a threshold circuit C, by s the size of C, by d the depth of C, and by e the energy complexity of C. We may assume without loss of generality that n; s; d; e ! 1.
We below observe some examples of threshold circuits. We define SUM-EQUALITY of 2n variables as follows: For every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n and y ¼ ðy 1 ; y 2 ; . . . ; y n Þ 2 f0; 1g n , SUM-EQUALITYðx; yÞ ¼ 1 if and only if P n i¼1 x i ¼ P n i¼1 y i . One can construct a threshold circuit computing SUM-EQUALITY as below. Example 6 We construct a threshold circuit C of three gates g 1 , g 2 and g 3 that computes SUM-EQUALITY. The gate g 1 has weights þ1 for every x i , 1 i n, and À1 for every y i , 1 i n together with threshold zero. That is, we have
The gate g 2 has weights À1 for every x i , 1 i n, and þ1 for every y i , 1 i n together with threshold zero:
We can easily observe that both of g 1 and g 2 output ones if and only if P n i¼1 x i ¼ P n i¼1 y i . The top gate g 3 then computes AND of the two outputs: g 3 receives the outputs of g 1 and g 2 with weights one and threshold two (see Fig. 6 ). Clearly, C computes SUM-EQUALITY function; and has size three, depth two and energy three. Ã
We then show in the following example that any Boolean function can be computed by a threshold circuit of extremely small energy, energy one, if exponential size is allowed. For any set S, we define #S as the cardinality of S.
Example 7 Let f be an arbitrary Boolean function of n variables. We show that f can be computed by a threshold circuit C of energy one. Let
Then, for every input assignment x ¼ ðx 1 ; x 2 ; . . . ; x n Þ 2 S 0 ð f Þ, we construct a threshold gate g x in the first layer so that g x has threshold P n i¼1 x i and weight
À1 otherwise ð2:4Þ for every i, 1 i n. Clearly, the output of g x is one if and only if each corresponding input bit equals to x i for every i, 1 i n. We then complete the construction of C by adding the top gate g that has threshold zero and receives every output of g x for x 2 S 0 with weight À1. Clearly, C computes f and has size #S 0 ð f Þ þ 1 2 n þ 1 and depth two. Moreover, for input x 2 S 0 ð f Þ, only the gate g x in the first layer outputs one and the top gate g outputs zero, while, for input x 2 f0; 1g n nS 0 ð f Þ, no gate in the first layer outputs one and the top gate g outputs one. Thus energy of C is one. Figure 7 depicts such a circuit for a Boolean function f of three variables such that S 0 ð f Þ ¼ fð1; 0; 0Þ; ð1; 0; 1Þ; ð0; 1; 1Þ; ð1; 1; 1Þg. Ã
We can formalize the statement in Example 7 as follows.
Theorem 2.3. Any Boolean function f of n variables can be computed by a threshold circuit of size at most 2 n þ 1, depth two and energy one.
Proof of Theorem 2.1
In this section, we prove Theorem 2.1 by construction: We show that any given threshold gate with real number weights can be simulated by a threshold gate with integer weights. Let g be a threshold gate with weights w 1 ; w 2 ; . . . ; w n and threshold t, where w 1 ; w 2 ; . . . ; w n and t are arbitrary real numbers: Lower Bounds for Threshold Circuits of Bounded Energy
ð2:5Þ
Let pðxÞ be the value inside the sign function in Eq. (2.5), that is,
Without loss of generality, we can assume that pðxÞ 6 ¼ 0 for every x 2 f0; 1g n ; if this is not the case, we can add a sufficiently small real number to the threshold. We show that there is a threshold gate g Ã which computes the same Boolean function as g does, and has integer weights w
ð2:7Þ 
Since n ! 1, we have p 0 ðxÞ ! 0 if and only if p 00 ðxÞ ! 0; moreover, we have, by (2.8),
for every x 2 f0; 1g n . We finally give the desired weights and threshold as follows: w It suffices to show that pðxÞ ! 0 if and only if p Ã ðxÞ ! 0. We consider the following two cases. Case 1: pðxÞ > 0
In this case, we have, by the inequalities of (2.10),
¼ p 00 ðxÞ À ðn þ 1Þ: Fig. 7 . Circuit of energy one that computes f : f0; 1g 3 ! f0; 1g such that S 0 ð f Þ ¼ fð1; 0; 0Þ; ð1; 0; 1Þ; ð0; 1; 1Þ; ð1; 1; 1Þg.
UCHIZAWA
Since the assumption and (2.9) imply that p 00 ðxÞ ! n þ 1, we have p Ã ðxÞ ! 0 as desired. Case 2: pðxÞ < 0
Similarly to the other case, the inequalities of (2.10) imply that
Since pðxÞ ! 0 if and only if p 00 ðxÞ ! 0, the assumption implies p Ã ðxÞ < 0.
Target Functions: PARITY and INNER-PRODUCT
In this section, we give definitions of the two Boolean functions, PARITY and INNER-PRODUCT, for which we derive lower bounds. We also present several threshold circuits computing PARITY and INNER-PRODUCT. These examples help us observe that we have many circuits for PARITY and INNER-PRODUCT with various size, depth, and energy.
Circuits for PARITY
For every x 2 f0; 1g n , we denote by jxj the number of ones in x. As mentioned in the last section, we abbreviate PARITY of n variables as PAR n , and define
for every x 2 f0; 1g n . In this section, we present three circuits computing PARITY: The first one is of size n þ 1, depth two, and energy at most n þ 1; the second is of size dlog ne þ 1, depth dlog ne þ 1, and energy dlog ne þ 1; and the third is of size n þ 1, depth n þ 1, and energy two.
Example 8 We present a threshold circuit C computing PAR n , where its size is n þ 1, its depth is two, and its energy is at most n þ 1. The first layer of the circuit C contains n gates g 1 ; g 2 ; . . . ; g n , where the gate g j , 1 j n, has weight one for every x i , 1 i n, and threshold j: for every x 2 f0; 1g n , g j ðxÞ ¼ signðjxj À jÞ:
Clearly, g j outputs one if and only if jxj ! j. The top gate, denoted by g nþ1 , has threshold one, and receives the output of g j with weight
À1 otherwise for each j, 1 j n. Thus,
See Fig. 8 depicting the circuit C. Let us confirm that C computes PAR n . For any input x 2 f0; 1g n , the gates g 1 ; g 2 ; . . . ; g jxj output ones, and hence we have, for every x 2 f0; 1g n ,
Since g has threshold one, C computes PAR n . Clearly, C has size n þ 1 and depth two. Every gate outputs one for x ¼ ð1; 1; . . . ; 1Þ if n is odd, and hence C has energy at most n þ 1. Ã
Example 9
We next present a threshold circuit C computing PAR n that has size dlog ne þ 1, depth dlog ne þ 1 and energy dlog ne þ 1. To simplify the presentation, we only consider the case for n ¼ 2 k for some positive integer k. We say that a threshold circuit C is regular if every gate in C receives each of x 1 ; x 2 ; . . . ; x n with weight one. We construct the desired regular threshold circuits by induction on k.
Consider the base case where k ¼ 1; that is, we have n ¼ 2 (¼ 2 1 ) variables x 1 and x 2 . In this case, we construct the desired circuit C 1 consisting of two threshold gates g 1 and g 2 . Each of g 1 and g 2 has weight one for each of the two input variables, but g 1 has threshold one, while g 2 has threshold two. We complete the construction of C 1 by connecting the output of g 2 to g 1 with weight À2 (see Fig. 9(a) ). Clearly, C 1 is a regular circuit of size log 2 þ 1 ¼ 2, and of depth log 2 þ 1 ¼ 2. Moreover, we have g 1 ðxÞ ¼ g 2 ðxÞ ¼ 0 for x ¼ ðx 1 ; x 2 Þ ¼ ð0; 0Þ, and g 1 ðxÞ ¼ 0 and g 2 ðxÞ ¼ 1 for x ¼ ðx 1 ; x 2 Þ ¼ ð1; 1Þ; while g 1 ðxÞ ¼ 1 and g 2 ðxÞ ¼ 0 for x ¼ ðx 1 ; x 2 Þ ¼ ð0; 1Þ and ðx 1 ; x 2 Þ ¼ ð1; 0Þ. Thus, C 1 computes PARITY of two variables, and has energy log 2 þ 1 ¼ 2.
Let k be an integer such that k ! 2, and n ¼ 2 k . By induction hypothesis, we have a regular threshold circuit C kÀ1 computing PARITY of 2 kÀ1 (¼ n=2) variables x 1 ; x 2 ; . . . ; x n=2 such that C kÀ1 is of size log n, depth log n and energy log n. Using C kÀ1 , we below construct the desired threshold circuit C k computing PAR n of 2 k (¼ n) input variables: x 1 ; x 2 ; . . . ; x n=2 together with x n=2þ1 ; x n=2þ2 ; . . . ; x n .
We first construct an intermediate circuit C 0 from C kÀ1 by connecting each of x n=2þ1 ; x n=2þ2 ; . . . ; x n to every gate in C kÀ1 with weight one. Note that C 0 and C kÀ1 are both regular, and hence, if 0 jxj 2 kÀ1 holds for x 2 f0; 1g n , the output of every gate in C 0 for x equals to that of the corresponding gate in C kÀ1 for any input x 0 2 f0; 1g n=2 satisfying jxj ¼ jx 0 j. Therefore, for every x 2 f0; 1g n satisfying jxj 2 kÀ1 ,
where x 0 2 f0; 1g n=2 satisfies jxj ¼ jx 0 j. Let g k be a threshold gate with threshold 2 kÀ1 and weight one for each of the n input variables, x 1 ; x 2 ; . . . ; x n :
We then construct the desired circuit C k by combining C 0 and g k as follows: We connect the outputs of g k to every gate in C 0 with weight À2 kÀ1 (see Fig. 9(b) ). Clearly, C k is a regular threshold circuit; and, since C kÀ1 (and hence also C 0 ) is of size log n and depth log n, C k has size log n þ 1 and depth log n þ 1. Since C k has size log n þ 1, C k trivially has energy log n þ 1.
Let us confirm that C k ðxÞ ¼ PAR n ðxÞ for every x 2 f0; 1g n . We verify the claim by considering the following two cases: jxj 2 kÀ1 À 1, and jxj ! 2 kÀ1 . For the former case, the gate g k outputs zero; and hence we have C k ðxÞ ¼ C 0 ðxÞ. Thus, (3.1) imply that C k ðxÞ ¼ PAR n ðxÞ, as desired. For the latter case, the gate g k outputs one; and hence, every gate originally in C 0 receives À2 k from g k . Consequently, since C 0 is regular, the output of every gate in C 0 for x equals to that for any input x 0 2 f0; 1g n satisfying Fig. 8 . Circuit computing PAR n for odd n, where its size is n þ 1, its depth is two, and its energy is at most n þ 1.
(a) (b) Fig. 9 . Circuits computing PAR n , where its size is dlog ne þ 1, its depth is dlog ne þ 1, and its energy is dlog ne þ 1: (a) a circuit C 1 for n ¼ 2 1 ¼ 2; and (b) a circuit C k for n ¼ 2 k . Note that we omit the connections among the gates in C kÀ1 . Consequently, (3.3) and (3.4) imply C k ðxÞ ¼ PAR n ðxÞ, as desired. Ã
Example 10
We lastly give a threshold circuit C computing PAR n that has size n þ 1, depth n þ 1 and energy just two. Similarly to Example 9, we obtain C by inductively constructing gates g 1 ; g 2 ; . . . ; g nþ1 . Firstly, we construct a threshold gate g n which has a threshold n and receives an input x i with weight one for every i, 1 i n:
We then inductively construct a threshold gate g k from n À 1 to 1, as follows: the gate g j has threshold j, and receives an input x i with weight one for every i, 0 i n; moreover, g j receives an output of g j 0 with weight j 0 for every j 0 , j þ 1 j 0 n (see Fig. 10 ). That is, for each j, 0 j n À 1, we have
We use the following simple claim with regard to the gates g 1 ; g 2 ; . . . ; g n .
Claim. For every x 2 f0; 1g n , g jxj ðxÞ ¼ 1 while g j ðxÞ ¼ 0 for every j, 0 j jxj À 1 and jxj þ 1 j n.
Proof. We denote by p j ðxÞ the value in the sign function of the gate g j for x:
Àj þ jxj À X n j 0 ¼jþ1 j 0 g j 0 ðxÞ if 1 j n À 1:
For each j, jxj þ 1 j n, we have p j ðxÞ Àj þ jxj, and hence g j ðxÞ ¼ 0 which implies that
and hence g jxj ðxÞ ¼ 1. Consequently, for each j, 0 j jxj À 1, Fig. 10 . Circuit computing PAR n for odd n, where its size is n þ 1, its depth is n þ 1, and its energy is two.
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and hence g j ðxÞ ¼ 0. Ã
The claim implies that jxj is odd if and only if only the gate g j for some odd j, 1 j n, outputs one for x 2 f0; 1g n . We complete the construction by adding the top gate g nþ1 computing OR of outputs of the gates g j for every odd j, 1 j n: g nþ1 has threshold one and weight one for every output of the gate g j for every odd j (see Fig. 10 ). By the claim above, C computes PAR n and has energy two. Clearly, C has size n þ 1 and depth n þ 1. Ã There are some known lower bounds for threshold circuits computing PAR n . Siu et al. proved that any depth-ðd þ 1Þ threshold circuit C must have size at least dn 1=d =log 2 n if WðCÞ is sufficiently small [24] . Besides, Impagliazzo et al. obtained a lower bound ðn=2Þ 1=2ðdÀ1Þ even if WðCÞ is arbitrarily large [11] .
Circuits for INNER-PRODUCT
We abbreviate INNER-PRODUCT of 2n variables as IP n , and define
x i y i 1 (mod 2); 0 otherwise:
for every pair of x ¼ ðx 1 ; x 2 ; . . . ; x n Þ; y ¼ ðy 1 ; y 2 ; . . . ; y n Þ 2 f0; 1g n . Similarly to the last section, we present two threshold circuits computing IP n each of which has different size, depth and energy.
Example 11
We first present a threshold circuit C Ã of size 2n þ 1, depth three and energy 2n þ 1. The first layer of C Ã contains n gates h 1 ; h 2 ; . . . ; h n such that, for every i, 1 i n, h i computes AND of x i and y i : h i has threshold two and weights one for x i and y i . Thus we have h i ðx; yÞ ¼ signðx i þ y i À 2Þ:
Let C be the depth-2 threshold circuit computing PAR n given in Example 8. Thus, C has the gates g 1 ; g 2 ; . . . ; g n in the first layer, and the top gate g nþ1 in the second layer. We simply combine C with h 1 ; h 2 ; . . . ; h n so that each of g 1 ; g 2 ; . . . ; g n receives, instead of the input variables, every output of h 1 ; h 2 ; . . . ; h n with weights one (see Fig. 11 ). The resulting circuit C Ã clearly computes IP n , and has size n þ ðn þ 1Þ ¼ 2n þ 1 and depth three. Since every gate in C Ã outputs one when x ¼ ð1; 1; . . . ; 1Þ and y ¼ ð1; 1; . . . ; 1Þ, C has energy 2n þ 1. Ã
Example 12
We then give another polynomial-size threshold circuit of slightly smaller energy: a threshold circuit C Ã of size Oðn 3 =log nÞ, depth four, and energy Oðn=log nÞ. Let l ¼ dlog ne and m ¼ dn=le, and S 1 ; S 2 ; . . . ; S m be an arbitrary partition of the set f1; 2; . . . ; ng, where #S j l for every 1 j m. For every j, 1 j m, we consider the following Boolean function: for every x ¼ ðx 1 ; x 2 ; . . . ; x n Þ; y ¼ ðy 1 ; y 2 ; . . . ; y n Þ 2 f0; 1g n , f j ðx; yÞ ¼ . Circuit computing IP n , where its size is 2n þ 1, its depth is three, and its energy is 2n þ 1.
UCHIZAWA
Since f j is a function depending on at most 2l variables, Theorem 2.3 implies that we can construct a threshold circuit C j computing f j such that its size is at most 2 2l þ 1 ¼ Oðn 2 Þ, its depth is two, and its energy is one. Let C be a threshold circuit computing PARITY of m variables which we construct similarly to the one given in Example 8. We then construct C Ã by combining C with C 1 ; C 2 ; . . . ; C m so that each of g 1 ; g 2 ; . . . ; g m in C receives, instead of the input variables, every output of C 1 ; C 2 ; . . . ; C m with weights one (see Fig. 12 ). Since we have We note that INNER-PRODUCT is often used in the literature to derive lower bounds on the size of depth-2 or depth-3 threshold circuits. Hajnal et al. proved that any depth-2 threshold circuit C computing IP n has exponential size if the top gate of C has polynomial weight [9] . Håstad and Goldmann obtained an exponential lower bound for depth-3 threshold circuits C such that every gate in C has polynomial weight, and every gate in the first layer of C has a bounded number of inputs [10] . Razborov and Wigderson generalized the result of [10] , and show that any depth-3 threshold circuit computing IP n has size ðn log n Þ if every gate in C has polynomial weight, and every gate in the first layer of C are AND gates. Forster et al. then considered depth-2 threshold circuits of which the gate in the first layer has polynomial weight, and obtained an exponential lower bound [7] .
Lower Bounds for PARITY
In this section, we present two lower bounds for PARITY. In Section 4.1, we prove that a threshold circuit needs an exponential size if its energy is one. In Section 4.2, we give a lower bound for threshold circuits of energy e ! 2. In Section 4.3, we prove a technical lemma presented in Section 4.2.
Circuits of energy one
In Example 10 of the last section, we observe that PAR n can be computed by a threshold circuit of size OðnÞ, depth OðnÞ and energy two. The following simple question then comes up: is PAR n computable by a threshold circuit of polynomial (or even linear) size and energy one? The following theorem gives a negative answer to this question Theorem 4.1. If a threshold circuit C of energy one computes PAR n , then the size of C is at least 2 nÀ1 .
We know from Example 7 that, for any Boolean function f of n variables, one can construct a threshold circuit of size #S 0 ð f Þ þ 1 and energy one, where S 0 ð f Þ ¼ fx 2 f0; 1g n j f ðxÞ ¼ 0g. Since #S 0 ðPAR n Þ ¼ 2 nÀ1 , a threshold circuit of size 2 nÀ1 þ 1 and energy one computes PAR n . Theorem 4.1 thus implies that the construction given in Example 7 gives an almost optimal circuit. In the rest of the section, we prove Theorem 4.1. The proof is similar to the one for Theorem 2.2.
Let C be a threshold circuit of size s and energy e ¼ 1 that computes PAR n . We denote by g 1 ; g 2 ; . . . ; g s the gates in C, and assume that g 1 ; g 2 ; . . . ; g s are topologically ordered with respect to the underlying directed acyclic graph of C. Then g s is the top gate of C. Let Fig. 12 . Circuit computing IP n , where its size is Oðn 3 =log nÞ, its depth is four, and its energy is Oðn=log nÞ.
Lower Bounds for Threshold Circuits of Bounded Energy
In what follows, we verify that
Suppose for the sake of contradiction that s #S 0 ðPAR n Þ À 1. Since e ¼ 1 and the top gate g s outputs zero for any input x 2 S 0 ðPAR n Þ, either exactly one of g 1 ; g 2 ; . . . ; g sÀ1 outputs one or none of the gates outputs one for any x 2 S 0 ðPAR n Þ. Since s #S 0 ðPAR n Þ À 1, the pigeonhole principle implies that there exists a pair of inputs x ¼ ðx 1 ; x 2 ; . . . ; x n Þ; y ¼ ðy 1 ; y 2 ; . . . ; y n Þ 2 S 0 ðPAR n Þ that satisfies one of the following two conditions: (i) there exists only one index k, 1 k s À 1, such that g k ðxÞ ¼ g k ðyÞ ¼ 1;
(ii) none of g 1 ; g 2 ; . . . ; g s outputs one for each of x and y. Thus, it suffices to derive a contradiction for each of (i) and (ii). We below give a proof only for the case (i), since the proof for the other case is similar.
Since g 1 ; g 2 ; . . . ; g s are topologically ordered, the inputs of g k consist of some of the outputs of g 1 ; g 2 ; . . . g kÀ1 and x 1 ; x 2 ; . . . ; x n . However, since g k ðxÞ ¼ g k ðyÞ ¼ 1 and e ¼ 1, the gates g 1 ; g 2 ; . . . ; g kÀ1 output zeros for each of x and y. Let w i , 1 i n, be the weight of g k for the ith input variables, and let t k be the threshold of g k . Then, since g k outputs one for x and y, we have
Summing the two inequalities, we obtain 
which imply that X n i¼1 w i x i À w j x j þ w j y j À t k < 0 and X n i¼1 w i y i À w j y j þ w j x j À t k < 0:
Summing the two inequalities, we obtain
which contradicts (4.2).
38 UCHIZAWA
Circuits of energy e 2
In the last section, we observe that, if a threshold circuit of energy one computes PAR n , it requires an exponential size in n. In this section, we consider the case where energy e ! 2. Recall that, in Example 10, we construct a threshold circuit of size n þ 1 and energy two. The next theorem rules out the possibility that we can much improve the circuit for the case of energy two. Thus, if C has constant energy, the lower bound on the size of C is sublinear. In particular, if C has energy two, then C must have size ð ffiffi ffi n p Þ. Below, we provide a proof of Theorem 4.2. Let a threshold circuit C consist of gates g 1 ; g 2 ; . . . ; g s , and let g s be the top gate of C: g s ðxÞ ¼ CðxÞ for every x 2 f0; 1g n . For an input x 2 f0; 1g n , we define a pattern p C ðxÞ 2 f0; 1g s of C for x as p C ðxÞ ¼ ðg 1 ðxÞ; g 2 ðxÞ; . . . ; g s ðxÞÞ:
We denote by PðCÞ the set of all the patterns that arise in C:
PðCÞ ¼ fp C ðxÞ 2 f0; 1g s j x 2 f0; 1g n g:
The number #PðCÞ is closely related to the size s and the energy e. where c is some positive constant. For a threshold circuit C with n (! 2) inputs, we denote by C 0 a circuit obtained from C by fixing the n-th input x n of x ¼ ðx 1 ; x 2 ; . . . ; x n Þ to the constant 0: One can obtain C 0 from C by deleting the n-th input node for x n and all the wires linked from the node. Note that the circuit C 0 has n À 1 inputs, but the size of C 0 is the same as that of C, because we do not delete any gate in C. Let X 0 ¼ fðx 1 ; x 2 ; . . . ; x n Þ 2 f0; 1g n j x n ¼ 0g:
Then, for every input x ¼ ðx 1 ; x 2 ; . . . ; x nÀ1 Þ 2 f0; 1g nÀ1 to C 0 , we denote by extðxÞ ¼ ðx 1 ; x 2 ; . . . ; x nÀ1 ; 0Þ 2 X 0 an input to C. Note that the number of ones in x 2 f0; 1g nÀ1 equals to that in extðxÞ, and we have p C 0 ðxÞ ¼ p C ðextðxÞÞ. Therefore,
If a threshold circuit C computes PAR n , then clearly C 0 computes PAR nÀ1 . We now have the following key lemma on PðCÞ and PðC 0 Þ. Proof. For the inductive base, we consider n ¼ 1. Clearly, there exists a pair of inputs x; y 2 f0; 1g n such that jxj is even and jyj is odd. Thus #PðCÞ ! 2 ¼ n þ 1, and hence (4.9) holds.
For the inductive hypothesis, we assume that n ! 2 and that (4.9) holds for every threshold circuit computing PAR nÀ1 . Let C be an arbitrary threshold circuit computing PAR n . Since the circuit C 0 obtained from C computes PAR nÀ1 , the induction hypothesis implies that 
ð4:11Þ
which clearly implies Theorem 4.2.
We recommend readers to verify that a threshold circuit C given in Example 8 satisfies that PðCÞ n þ 1. Thus, the bound in Lemma 4.4 is, in fact, the best possible. Moreover, the bound given in Theorem 4.2 is almost optimal, as shown in the following theorem [26] . Lastly, we provide a lower bound on the size of a threshold circuit of unbounded energy, as a byproduct of Lemma 4.4. The following corollary implies that a threshold circuit given in Example 9 has an almost optimal size. We mention that this gives an alternative proof of a lower bound on the size of an arbitrary threshold circuit computing PARITY obtained by Wegener [31] .
Corollary 4.6. Any threshold circuit computing PAR n has size logðn þ 1Þ.
Proof. Let C be an arbitrary threshold circuit that computes PAR n and has size s. Since a pattern of C is of length s, we trivially have and the statement follows. Ã
Proof of Lemma 4.3
In this section, we give a proof of Lemma 4.3. Suppose that a threshold circuit C computes PAR n , and that C consists of s gates g 1 ; g 2 ; . . . ; g s , which are topologically ordered with respect to the underlying directed acyclic graph of C. Thus, g s is the top gate of C. For notational simplicity, we write pðxÞ for p C ðxÞ.
Assume for the sake of contradiction that (4.8) does not hold, that is, #PðC 0 Þ ! #PðCÞ: ð4:14Þ
Since PðC 0 Þ PðCÞ, (4.14) implies that
. . . ; x n Þ 2 f0; 1g n j x n ¼ 1g:
Let P 1 be a subset of PðCÞ such that P 1 ¼ fpðxÞ 2 PðCÞ j x 2 X 1 g: ð4:16Þ
Since P 1 PðCÞ, we have from (4.15) that
In the rest of the section, we derive a contradiction from (4.17). Let h ¼ #PðCÞ. We arbitrarily choose x 0 from the set X 1 . The following sequence of inputs to C plays a key role to derive a contradiction:
ð4:18Þ
where, for every index j, we obtain x j 2 X 1 and y j 2 X 0 by repeatedly applying the following procedures.
Since pðx j Þ 2 P 1 PðC 0 Þ, we have S 6 ¼ ;. We then choose an arbitrary input y j from S. Clearly,
We obtain x jþ1 2 X 1 from y j 2 X 0 simply by flipping the n-th input of y j 2 X 0 . Thus, if Repeating the two procedures above h times, we obtain the sequence (4.18). We then consider the following sequence of patterns:
ð4:22Þ
Since Procedure 2 implies that jy j j þ 1 ¼ jx jþ1 j, we have jy j j 6 jx jþ1 j (mod 2), and hence g s ðy j Þ 6 ¼ g s ðx jþ1 Þ. Therefore, for every j, 0 j h À 1, We now consider the following subsequence of (4.22):
The inequality (4.23) implies that, for each j, l j r À 1, there exists at least one gate that output b 2 f0; 1g for y j , but output the complement b of b for x jþ1 . Let g i j be the gate with the smallest index among all such gates. Thus, for every index j, l j r À 1,
and for every index k, 1 k i j À 1,
Moreover, we define i t , l t r À 1, as the smallest index among i l ; i lþ1 ; . . . ; i rÀ1 . Then for all indices j, l j r À 1, and k, 1 k i t À 1, we have
Thus the outputs of the gates g 1 ; g 2 ; . . . ; g i t À1 are same throughout the sequence (4.25). Therefore, we can conclude that the n-th input node x n of C is directly connected to the gate g i t with non-zero weight; otherwise, the output of g i t never changes. Let w n be the weight of g i t for x n . If (4.21) imply that the sum of the products of inputs and weights of the gate g i t increases by exactly w n > 0, since the input to the gate g i t consists of (part of) the outputs of g 1 ; g 2 ; . . . ; g i t À1 and (part of) the inputs x 1 ; x 2 ; . . . ; x n , and (4.28) implies that the outputs of g 1 ; g 2 ; . . . ; g i t À1 do not change throughout the sequence (4.25). Thus, for every j, l j r À 1, we have 
Lower Bound for INNER-PRODUCT
In this section, we derive a lower bound for INNER-PRODUCT. In Section 5.1, we give a theorem implying the lower bound, and prove the theorem using a technical lemma. In Section 5.2, we prove the technical lemma.
Circuits of polynomial weight
In the last section, we have focused on threshold circuits C computing PARITY, and observe that any lower bound on the size of C is exponential if C has energy one, while it is sublinear if C has energy e ! 2. In this section, we prove that a threshold circuits C needs, in some case, exponential size to compute INNER-PRODUCT even if C has energy e ! 2. We give a lower bound in the following theorem; recall that WðCÞ is the maximum number of WðgÞ, where the maximum is taken over all the gates g in C.
Theorem 5.1. Let C be a threshold circuit computing IP n . Then, the size s, depth d and energy e of C satisfy Thus, if ðe þ 1Þ ðdþ1Þ ¼ n oð1Þ (e.g., e ¼ Oðlog nÞ and d ¼ Oðlog log nÞ), we obtain an exponential lower bound for polynomial-weight threshold circuits. In the rest of the section, we prove Theorem 5.1.
Let C be an arbitrary threshold circuit that computes IP n and has size s, depth d, and energy e. The first step of our proof is to obtain a set of depth-2 threshold circuits from C. The following technical lemma gives its details, whose proof will be given in the next section. for every x; y 2 f0; 1g n by using m threshold circuits C 1 ; C 2 ; . . . ; C m and weights w 1 ; w 2 ; . . . ; w m satisfying the following conditions: for every x; y 2 f0; 1g n , The Proof. Let r ( e) be the number of the gates in the first layer of C j Ã , and we denote by g 1 ; g 2 ; . . . ; g r the gates in C j Ã , that is, C j Ã computes AND of the outputs of g 1 ; g 2 ; . . . ; g r . For each i, 1 i n and k, 1 k r, we denote by i;k and i;k the weight of g k for the input x i and y i , respectively, and t k the threshold of g k . Thus n Â f0; 1g n j C j Ã ðx; yÞ ¼ 1g into a number of sets according to the values P n i¼1 i;k x i and P n i¼1 i;k x i , as follows. We denote by ½ÀWðCÞ; WðCÞ a set of integers between ÀWðCÞ and WðCÞ. Then, for every u ¼ ðu 1 ; u 2 ; . . . ; u m Þ 2 ½ÀWðCÞ; WðCÞ r , we define a set XðuÞ and YðuÞ as XðuÞ ¼ x 2 f0; 1g n j 8k : X n i¼1 i;k x i ¼ u k ( ) and has size s ¼ ðe Á ðn þ 1Þ 1=e Þ if C has energy e (! 2). The third lower bound is for INNER-PRODUCT: any threshold circuit C computing INNER-PRODUCT of 2n variables has size more than 2 n=2 ð2WðCÞ þ 1Þ e 1=2ðeþ1Þ ðdþ1Þ ! if C has depth d and energy e. As mentioned in Introduction, these statements are simplified from the original ones in order to highlight the proof ideas. In this section, we overview how the lower bounds can be generalized, and also give three open problems with regard to the three lower bounds. The first lower bound is known to be generalized to MOD½m for any positive integer m, as follows: if a threshold circuit C of energy one computes MOD½m of n variables, then the size of C is at least 2 ðnÀmÞ=2 [26] . We are interested in whether the lower bound can be generalized to the so-called symmetric functions, where a Boolean function is called symmetric if its output value depends only on the number of ones in the input; thus, PARITY, MOD½m and MAJORITY are all symmetric.
We can also obtain a more generalized version of the second lower bound by almost the same argument: a similar lower bound holds not only for PARITY but for all the symmetric functions [29] . The generalized lower bound is given as follows. Note that a symmetric function f of n variables can be represented by an ðn þ 1Þ-vector vð f Þ whose i-th entry, 0 i n, is the output value (0 or 1) of f on an input with i ones. For example, if f is PARITY, then l ¼ m ¼ 1, and hence we obtain almost the same bound presented in this paper. We conjecture that (6.1) is far from optimal, and the optimal lower bound will be given in terms of the alternating number of f : #fi; 0 i n À 1 j i-th and ði þ 1Þ-st entries of vð f Þ are differentg.
The proof idea used to obtain the third lower bound is essentially from another active area of computer science, the so-called communication complexity. Consider a game of two players, say Alice and Bob, with a Boolean function f : f0; 1g n Â f0; 1g n ! f0; 1g, where Alice and Bob have unlimited computational power. Alice receives an input x 2 f0; 1g n and Bob does an input y 2 f0; 1g n . Alice and Bob exchange bits according to a predefined protocol, and try to compute the value f ðx; yÞ as least exchanged bits as possible. The communication complexity of f is defined to be the number of bits exchanged by Alice and Bob in the best protocol for f (see [13] for more details). There are many interesting results on communication complexity, and these results have applications to various areas including threshold circuits. By employing some result for communication complexity, we can obtain a stronger lower bound than the theorem, in which, intuitively, the term of WðCÞ is dropped off from (5.1) [28] . We are now interested in whether the term of depth d can also be dropped off, which implies a lower bound for threshold circuits of bounded energy, but with unbounded weight and depth.
